10 Bits

20 Msps



### **ADC10321**

# 10-Bit, 20MSPS, 98mW A/D Converter with Internal Sample and Hold

#### **General Description**

The ADC10321 is a low power, high performance CMOS analog-to-digital converter that digitizes signals to 10 bits resolution at sampling rates up to 25Msps while consuming a typical 98mW from a single 5V supply. Reference force and sense pins allow the user to connect an external reference buffer amplifier to ensure optimal accuracy. No missing codes is guaranteed over the full operating temperature range. The unique two stage architecture achieves 9.2 Effective Bits with a 10MHz input signal and a 20MHz clock frequency. Output formatting is straight binary coding.

To ease interfacing to 3V systems, the digital I/O power pins of the ADC10321 can be tied to a 3V power source, making the outputs 3V compatible. When not converting, power consumption can be reduced by pulling the PD (Power Down) pin high, placing the converter into a low power standby state, where it typically consumes less than 4mW. The ADC10321's speed, resolution and single supply operation makes it well suited for a variety of applications in video, imaging, communications, multimedia and high speed data acquisition. Low power, single supply operation ideally suit the ADC10321 for high speed portable applications, and its speed and resolution are ideal for charge coupled device (CCD) input systems.

The ADC10321 comes in a space saving 32-pin TQFP and operates over the industrial (–40°C  $\leq$   $T_A$   $\leq$  +85°C) temperature range.

■ Guaranteed No Missing Codes

■ Tri-State Outputs

■ Conversion Rate

■ Resolution

■ TTL/CMOS or 3V Logic Input/Output Compatible

#### **Key Specifications**

■ ENOB@ 10MHz Input 9.2 Bits (typ)
■ DNL 0.35 LSB (typ)
■ Conversion Latency 2 Clock Cycles
■ PSRR 56dB

■ Power Consumption■ Low Power Standby Mode98mW (typ)<4mW (typ)</li>


### **Applications**

- Digital Video
- Communications
- Document Scanners
- Medical Imaging
- Electro-Optics
- Plain Paper Copiers
- CCD Imaging

#### **Features**

- Internal Sample-and-Hold
- Single +5V Operation
- Low Power Standby Mode


## **Connection Diagram**



## **Ordering Information**

Commercial	
$(-40^{\circ}C \leq T_{A} \leq +85^{\circ}C)$	NS Package
ADC10321CIVT	TQFP

## **Block Diagram**



Pin No.	Symbol	Equivalent Circuit	Description
Analog I		•	
30	V <sub>IN</sub>	30 VA	Analog Input signal to be converted. Conversion range is $V_{\text{REF}^+}$ S to $V_{\text{REF}^-}$ S.
31	V <sub>REF</sub> + F	V <sub>A</sub>	Analog input that goes to the high side of the reference ladder of the ADC. This voltage should force V <sub>REF</sub> + S to be in the range of 2.3V to 4.0V.
32	V <sub>REF</sub> + S		Analog output used to sense the voltage near the top of the ADC reference ladder.
2	V <sub>REF</sub> - F	AGND AGND	Analog input that goes to the low side of the reference ladder of the ADC. This voltage should force V <sub>REF</sub> _ S to be in the range of 1.3V to 3.0V.
1	V <sub>REF</sub> _ S		Analog output used to sense the voltage near the bottom of the ADC reference ladder.
9	CLK	3 DGND	Converter digital clock input. $V_{\text{IN}}$ is sampled on the falling edge of CLK input.
8	PD		Power Down input. When this pin is high, the converter is in the Power Down mode and the data output pins are in a high impedance state.
26	ŌĒ	8, 26	Output Enable pin. When this pin and the PD pin are low, the output data pins are active. When this pin or the PD pin is high, the output data pins are in a high impedance state.
14 thru 19 and 22 thru 25	D0 -D9	V <sub>D</sub> I/O  DGND I/O	Digital Output pins providing the 10 bit conversion results. D0 is the LSB, D9 is the MSB. Valid data is present just after the falling edge of the CLK input.
3, 7, 28	V <sub>A</sub>		Positive analog supply pins. These pins should be connected to a clean, quiet voltage source of +5V. $V_A$ and $V_D$ should have a common supply and be separately bypassed with 10µF to 50µF capacitors in parallel with 0.1µF capacitors.

## Pin Descriptions and Equivalent Circuits (Continued)

Pin No.	Symbol	Equivalent Circuit	Description
5, 10	V <sub>D</sub>		Positive digital supply pins. These pins should be connected to a clean, quiet voltage source of +5V. $V_A$ and $V_D$ should have a common supply and be separately bypassed with $10\mu F$ to $50\mu F$ capacitors in parallel with $0.1\mu F$ capacitors.
12, 21	V <sub>D</sub> I/O		Positive supply pins for the digital output drivers.  These pins should be connected to a clean, quiet voltage source of +3V to +5V and be separately bypassed with 10µF capacitors.
4, 27, 29	AGND		The ground return for the analog supply. AGND and DGND should be connected together close to the ADC10321 package.
6, 11	DGND		The ground return for the digital supply. AGND and DGND should be connected together close to the ADC10321 pacjage.
13, 20	DGND I/O		The ground return of the digital output drivers.

#### **Absolute Maximum Ratings** (Notes 1,

2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Positive Supply Voltage (V =  $V_A = V_D$ ) 6.5V Voltage on Any I/O Pin -0.3V to ( $V_A$  or  $V_D$ ) +0.3V) Input Current at Any Pin (Note 3)  $\pm 25mA$  Package Input Current (Note 3)  $\pm 50mA$  Package Dissipation at  $T_A = See$  (Note 4) 25°C

ESD Susceptibility (Note 5)

Human Body Model 1500V

Machine Model 200V Soldering Temp., Infrared, 10 sec. (Note 6) 235°C Storage Temperature -65°C to +150°C

## Operating Ratings(Notes 1, 2)

#### **Converter Electrical Characteristics**

The following specifications apply for  $V_A = +5.0V_{DC}$ ,  $V_D = 5.0V_{DC}$ ,  $V_D I/O = 5.0V_{DC}$ ,  $V_{REF} + = +3.5V_{DC}$ ,  $V_{REF} - = +1.5V_{DC}$ ,  $V_{L} = 20$  (Note 7). Boldface limits apply for  $V_A = V_{MAX}$ : all other limits  $V_A = 25^{\circ}$  (Note 7).

Symbol	Parameter	Conditions	Typical (Note 8)	Limits (Note 9)	Units
Static Con	verter Characteristics		(11010-0)	(11010-0)	
INL	Integral Non-Linearity		±0.45	±1.0	LSB(max
DNL	Differential-Non Linearity		±0.35	±0.85	LSB(max
	Resolution with No Missing			10	Bits
	Codes				
	Zero Scale Offset Error		-6		mV(max)
	Full-Scale Error		-6		mV(max)
Dynamic C	Converter Characteristics			I.	
		f <sub>IN</sub> = 1.0MHz	9.5		Bits
ENOB	Effective Number of Bits	$f_{IN} = 4.43MHz$	9.5	9.0	Bits(min)
		f <sub>IN</sub> = 10MHz	9.2		Bits
	Cianal to Naisa Phys	$f_{IN} = 1.0MHz$	59		dB
S/(N+D)	Signal-to-Noise Plus	$f_{IN} = 4.43MHz$	59	56	dB(min)
	Distortion Ratio	f <sub>IN</sub> = 10MHz	57		dB
	Signal-to-Noise Ratio	$f_{IN} = 1.0MHz$	60		dB
SNR		$f_{IN} = 4.43MHz$	60	58	dB(min)
		f <sub>IN</sub> = 10MHz	58		dB
		$f_{IN} = 1.0MHz$	-71		dB
THD	Total Harmonic Distortion	$f_{IN} = 4.43MHz$	-70	-59	dB(min)
		f <sub>IN</sub> = 10MHz	-66		dB
	Spurious Free Dynamic Range	$f_{IN} = 1.0MHz$	74		dB
SFDR		$f_{IN} = 4.43MHz$	72	60	dB
		$f_{IN} = 10MHz$	68		dB
DG	Differential Gain Error	$f_{IN} = 4.43MHz, f_{CLK} = 17.72MHz$	0.5		%(max)
DP	Differential Phase Error	$f_{IN} = 4.43MHz, f_{CLK} = 17.72MHz$	0.5		deg(max)
	Overrange Output Code	$V_{IN} > V_{REF}$ +		1023	
	Underrange Output Code	V <sub>IN</sub> < V <sub>REF</sub> -		0	
BW	Full Power Bandwidth		150		MHz
DODD	Power Supply Rejection	Change in Full Scale with 4.5V to 5.5V	56		٩D
PSRR	Ratio	Supply Change	90		dB
Reference	and Analog Input Characteris	stics			
V <sub>IN</sub>	Analog Input Range			1.3	V(min)
v IN	Analog input nange			4.0	V(max)

#### **Converter Electrical Characteristics** (Continued)

The following specifications apply for  $V_A = +5.0 V_{DC}$ ,  $V_D = 5.0 V_{DC}$ ,  $V_D | V_D = 5.0 V_{DC}$ ,  $V_{REF} = +3.5 V_{DC}$ ,  $V_{REF} = +1.5 V_{DC}$ ,  $V_{REF} = +1.5 V_{DC}$ ,  $V_{CL} = 20 pF$ ,  $f_{CLK} = 20 mHz$ ,  $R_S = 25 \Omega$ . Boldface limits apply for  $T_A = T_{MIN}$  to  $T_{MAX}$ : all other limits  $T_A = 25^\circ C(Note~7)$ 

Symbol	Parameter	Conditions	Typical (Note 8)	Limits (Note 9)	Units
C <sub>IN</sub>	Analog V <sub>IN</sub> Input Capacitance		5		pF
I <sub>IN</sub>	Input Leakage Current		10		μΑ
	Reference Ladder		1000	850	$\Omega(min)$
R <sub>REF</sub>	Resistance		1000	1150	$\Omega(\text{max})$
V <sub>REF</sub> +	Positive Reference Voltage		3.5	4.0	V(max)
V <sub>REF</sub> -	Negative Reference Voltage		1.5	1.3	V(min)
(V <sub>REF</sub> +) -	Total Reference Voltage		2.0	1.0	V(min)
(V <sub>REF</sub> -)	Total neletefice voltage 2.0		2.0	2.7	V(max)

#### **DC and Logic Electrical Characteristics**

The following specifications apply for  $V_A = +5.0 V_{DC}, \ V_D = +5.0 V_{DC}, \ V_D \ I/O = 5.0 V_{DC}, \ V_{REF} + = +3.5 V_{DC}, \ V_{REF} - = +1.5 V_{DC}, \ C_L = 20 \ pF, \ f_{CLK} = 20 MHz, \ R_S = 25 \Omega.$  Boldface limits apply for  $T_A = T_{MIN}$  to  $T_{MAX}$ : all other limits  $T_A = 25 ^{\circ} C (Note \ 7)$ 

Symbol	Parameter	Conditions	Typical (Note 8)	Limits (Note 9)	Units
CLK, OE, I	PD, Digital Input Characteris	stics			
V <sub>IH</sub>	Logical "1" Input Voltage	V <sub>D</sub> = 5.5V		2.0	V(min)
V <sub>IL</sub>	Logical "0" Input Voltage	$V_D = 4.5V$		1.0	V(max)
I <sub>IH</sub>	Logical "1" Input Current	$V_{IH} = V_{D}$	10		μΑ
I <sub>IL</sub>	Logical "0" Input Current	V <sub>IL</sub> = DGND	-10		μΑ
D00 - D13	Digital Output Characteristi	cs			
\/	Logical "1" Output	$V_D I/O = + 4.5V, I_{OUT} = -0.5mA$		4.0	V(min)
$V_{OH}$	Voltage	$V_D I/O = + 2.7V, I_{OUT} = -0.5mA$		2.4	V(min)
M	Logical "0" Output	$V_D I/O = + 4.5V, I_{OUT} = -1.6mA$		0.4	V(max)
$V_{OL}$	Voltage	$V_D I/O = + 2.7V, I_{OUT} = -1.6mA$		0.4	V(max)
1	TRI-STATE Output	V <sub>OUT</sub> = DGND	-10		μΑ
l <sub>oz</sub>	Current	$V_{OUT} = V_{D}$	10		μΑ
Ios	Output Short Circuit	$V_D I/O = 3V$	±12		mA
	Current	$V_D I/O = 5V$	±25		mA
Power Sup	ply Characteristics		·		
	Analog Supply Current	PD = LOW, Ref not included	14.5	16	mA(max)
I <sub>A</sub>		PD = HIGH, Ref not included	0.5		
1 . 1 1/0	Digital Supply Current	PD = LOW, Ref not included	5	6 m	A ()
$I_D + I_D I/O$	Digital Supply Current	PD = HIGH, Ref not included	0.2		mA(max)
P <sub>D</sub>	Power Consumption		98	110	mW (max)

#### **AC Electrical Characteristics**

The following specifications apply for  $V_A = +5.0 V_{DC}$ ,  $V_D I/O = 5.0 V_{DC}$ ,  $V_{REF} + = +3.5 V_{DC}$ ,  $V_{REF} - = +1.5 V_{DC}$ ,  $f_{CLK} = 20 MHz$ ,  $t_{rc} = t_{fc} = 5 ns$ ,  $R_S = 25 \Omega$ .  $C_L$  (data bus loading) = 20 pF, **Boldface limits apply for T\_A = T\_{MIN} to T\_{MAX}:** all other limits  $T_A = 25 ^{\circ}C(Note 7)$ 

Symbol	Parameter	Conditions	Typical (Note 8)	Limits (Note 9)	Units (Limits)
f <sub>CLK1</sub>	Maximum Clock Frequency		25	20	MHz(min)
f <sub>CLK2</sub>	Minimum Clock Frequency		1		MHz(max)
t <sub>CH</sub>	Clock High Time			23	ns(min
t <sub>CL</sub>	Clock Low Time			23	ns(min)
	Duty Cycle		50	45	%(min)
	Duty Cycle		30	55	%(max)

#### AC Electrical Characteristics (Continued)

The following specifications apply for  $V_A = +5.0 V_{DC}$ ,  $V_D I/O = 5.0 V_{DC}$ ,  $V_{REF} + = +3.5 V_{DC}$ ,  $V_{REF} - = +1.5 V_{DC}$ ,  $f_{CLK} = 20 MHz$ ,  $t_{rc} = t_{fc} = 5 ns$ ,  $R_S = 25 \Omega$ .  $C_L$  (data bus loading) = 20 pF, **Boldface limits apply for T\_A = T\_{MIN} to T\_{MAX}:** all other limits  $T_A = 25 ^{\circ} C(Note 7)$ 

Symbol	Parameter	Conditions	<b>Typical</b> (Note 8)	Limits (Note 9)	Units (Limits)
	Pipeliine Delay (Latency)			2.0	Clock Cycles
t <sub>rc</sub> , t <sub>fc</sub>	Clock Input Rise and Fall Time			5	ns(max)
t <sub>r</sub> , t <sub>f</sub>	Output Rise and Fall Times		10		ns
t <sub>OD</sub>	Fall of CLK to data valid		20	25	ns(max)
t <sub>OH</sub>	Output Data Hold Time		12		ns
	Rising edge of OE to valid data	From output High, 2K to Ground	25		ns
t <sub>DIS</sub>		From output Low, 2K to V <sub>D</sub> I/O	18		ns
t <sub>EN</sub>	Falling edge of OE to valid data	1K to V <sub>CC</sub>	25		ns
t <sub>VALID</sub>	Data valid time		40		ns
t <sub>AD</sub>	Apeture Delay		4		ns
t <sub>AJ</sub>	Aperture Jitter		<30		ps
	Full Scale Step Response	t <sub>r</sub> = 10ns	1		conversion
	Overrange Recovery Time	V <sub>IN</sub> step from (V <sub>REF</sub> + +100mV) to (V <sub>REF</sub> -)	1		conversion
t <sub>wu</sub>	PD low to 1/2 LSB accurate conversion (Wake-Up time)		700		ns

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 2: All voltages are measured with respect to GND = AGND = DGND = 0V, unless otherwise specified.

**Note 3:** When the input voltage at any pin exceeds the power supplies ( $V_{IN} < AGND$  or  $V_{IN} > V_A$  or  $V_D$ ), the current at that pin should be limited to 25mA. The 50mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 25mA to two.


Note 4: The absolute maximum junction temperature  $(T_Jmax)$  for this device is 150°C. The maximum allowable power dissipation is dictated by TJmax, the junction-to-ambient thermal resistance  $(\theta_{JA})$ , and the ambient temperature  $(T_A)$ , and can be calculated using the formula  $P_DMAX = (T_Jmax - T_A)/\theta_{JA}$ . In the 32-pin TQFP,  $\theta_{JA}$  is 69°C/W, so  $P_DMAX = 1.811$  mW at 25°C and 942mW at the maximum operating ambient temperature of 85°C. Note that the power dissipation of this device under normal operation will typically be about 110mW (98mW quiescent power + 2mW reference ladder power +10mW due to 10 TTL load on each digital output). The values for maximum power dissipation listed above will be reached only when the ADC10321 is operated in a severe fault condition (e.g. when input or output pins are driven beyond the power supply voltages, or the power supply polarity is reversed). Obviously, such conditions should always be avoided.


Note 5: Human body model is 100 pF capacitor discharged through a 1.5kΩ resistor. Machine model is 220 pF discharged through ZERO Ω.


**Note 6:** The 235°C reflow temperature refers to infared reflow. For Vapor Phase Reflow (VPR), the following conditions apply: Maintain the temperature at the top of the package body above 183°C for a minimum 60 seconds. The temperature measured on the package body must not exceed 220°C. Only one excursion above 183°C is allowed per reflow cycle.

Note 7: The inputs are protected as shown below. Input voltage magnitudes up to 500mV beyond the supply rails will not damage this device. However, errors in the A/D conversion can occur if the input goes above V<sub>A</sub> or below AGND by more than 300 mV.

#### AC Electrical Characteristics (Continued)








100897


Note 8: Typical figures are at  $T_A = T_J = 25$ °C, and represent most likely parametric norms.


Note 9: Tested limits are guaranteed to Nationsl's AOQL (Average Outgoing Quality Level).


Note 10: When the input signal is between V<sub>REF</sub>+ and (V<sub>A</sub> + 300mV), the output code will be 3FFh, or all 1s. When the input signal is between –300 mV and V<sub>REF</sub>–, the output code will be 000h, or all 0s.


## **Typical Performance Characteristics** $V_A = V_D = V_D I/O = 5V$ , $f_{CLK} = 20MHz$ , unless otherwise specified.

























## **Typical Performance Characteristics** $V_A = V_D = V_D I/O = 5V$ , $f_{CLK} = 20MHz$ , unless otherwise specified. (Continued)


SINAD & ENOB vs VA




## SINAD & ENOB vs $\rm f_{CLK}$ and $\rm f_{IN}$



#### $I_A + I_D$ vs. Temperature



#### Spectral Response at 20 MSPs



#### **Specification Definitions**

**APERTURE JITTER** is the variation in aperture delay from sample to sample. Aperture jitter shows up as input noise.

APERTURE DELAY See Sampling Delay.

**DIFFERENTIAL GAIN ERROR** is the percentage difference between the output amplitudes of a given amplitude small signal, high frequency sine wave input at two different dc input levels.

**DIFFERENTIAL PHASE ERROR** is the difference in the output phase of a small signal sine wave input at two different dc input levels.

**DIFFERENTIAL NON-LINEARITY (DNL)** is the measure of the maximum deviation from the ideal step size of 1 LSB.

**EFFECTIVE NUMBER OF BITS (ENOB, or EFFECTIVE BITS)** is another method of specifying Signal-to-Noise and Distortion Ratio (S/N+D or SINAD). ENOB is defined as (SINAD -1.76) / 6.02.

**FULL POWER BANDWIDTH** is a measure of the frequency at which the reconstructed output fundamental drops 3 dB below its 1MHz value for a full scale input. The test is performed with  $f_{\rm IN}$  equal to 100 kHz plus integral multiples of  $f_{\rm CLK}$ . The input frequency at which the output is -3 dB relative to the1MHz input signal is the full power bandwidth.

**FULL SCALE (FS) INPUT RANGE** of the ADC is the input range of voltages over which the ADC will digitize that input. For  $V_{REF}$ + = 3.50V and  $V_{REF}$ - = 1.50V, FS = ( $V_{REF}$ +) - ( $V_{REF}$ -) = 2.00V.

**FULL SCALE OFFSET ERROR** is a measure of how far the last code transition is from the ideal 1½ LSB below  $V_{REF}$ + and is defined as  $V_{1023}$  –1.5 LSB –  $V_{REF}$ + , where  $V_{1023}$  is the voltage at which the transitions from code 1022 to 1023 occurs.

**FULL SCALE STEP RESPONSE** is defined as the time required after  $V_{IN}$  goes from  $V_{REF}$ - to  $V_{REF}$ +, or  $V_{REF}$ + to  $V_{REF}$ -, and settles sufficiently for the converter to recover and make a conversion with its rated accuracy.

INTEGRAL NON-LINEARITY (INL) is a measure of the deviation of each individual code from a line drawn from negative full scale ( $\frac{1}{2}$  LSB below the first code transition) through positive full scale ( $\frac{1}{2}$  LSB above the last code transition). The deviation of any given code from this straight line is measured from the center of that code value.

**OUTPUT DELAY** is the time delay after the fall of the input clock before the data update is present at the output pins.

**OUTPUT HOLD TIME** is the length of time that the output data is valid after the fall of the input clock.

**OVER RANGE RECOVERY TIME** is the time required after  $V_{IN}$  goes from AGND to  $V_{REF}$ + or  $V_{IN}$  goes from  $V_A$  to  $V_{REF}$ -for the converter to recover and make a conversion with its rated accuracy.

PIPELINE DELAY (LATENCY) is the number of clock cycles between initiation of conversion and when that data is presented to the output driver stage. Data for any given sample is available by the Pipeline Delay plus the Output Delay after that sample is taken. New data is available at every clock cycle, but the data lags the conversion by the pipeline delay.

**PSRR (POWER SUPPLY REJECTION RATIO)** is the ratio of the change in dc power supply voltage to the resulting change in Full Scale Error, expressed in dB.

**SAMPLING (APERTURE) DELAY or APERTURE TIME** is that time required after the fall of the clock input for the sampling switch to open. The sample is effectively taken this amount of time after the fall of the clock input.

**SIGNAL TO NOISE RATIO (SNR)** is the ratio, expressed in dB, of the rms value of the input signal to the rms value of the sum of all other spectral components below one-half the sampling frequency, not including harmonics or dc.

SIGNAL TO NOISE PLUS DISTORTION (S/(N+D) or SI-NAD) is the ratio, expressed in dB, of the RMS value of the input signal to the RMS value of all of the other spectral components below half the clock frequency, including harmonics but excluding dc.

SPURIOUS FREE DYNAMIC RANGE (SFDR) is the difference, expressed in dB or dBc, between the RMS values of the input signal and the peak spurious signal, where a spurious signal is any signal present in the output spectrum that is not present at the input.

**TOTAL HARMONIC DISTORTION (THD)** is the ratio, expressed in dB, of the rms total of the first six harmonic components, to the rms value of the input signal.

**ZERO SCALE OFFSET ERROR** is the difference between the ideal input voltage (½ LSB) and the actual input voltage that just causes a transition from an output code of zero to an output code of one.

## **Timing Diagram**




FIGURE 1. ADC10321 Timing Diagram





FIGURE 2. AC Test Circuit



10089716

FIGURE 3.  $t_{\rm EN}$ ,  $t_{\rm DIS}$  Test Circuit

#### **Functional Description**

The ADC10321 maintains excellent dynamic performance for input signals up to half the clock frequency. The use of an internal sample-and-hold amplifier (SHA) enables sustained dynamic performance for signals of input frequency beyond the clock rate, lowers the converter's input capacitance and reduces the number of external components required.

The analog signal at  $V_{\rm IN}$  that is within the voltage range set by  $V_{\rm REF}+S$  and  $V_{\rm REF}-S$  are digitized to ten bits at up to 25 MSPS. Input voltages below  $V_{\rm REF}-S$  will cause the output word to consist of all zeroes. Input voltages above  $V_{\rm REF}+S$  will cause the output word to consist of all ones.  $V_{\rm REF}+S$  has a range of 2.3 to 4.0 Volts, while  $V_{\rm REF}-S$  has a range of 1.3 to 3.0 Volts.  $V_{\rm REF}+S$  should always be at least 1.0 Volt more positive than  $V_{\rm REF}-S$ .

Data is acquired at the falling edge of the clock and the digital equivalent of that data is available at the digital outputs 2.0 clock cycles plus  $t_{\rm OD}$  later. The ADC10321 will convert as long as the clock signal is present at pin 9 and the PD pin is low. The Output Enable pin  $(\overline{\rm OE})$ , when low, enables the output pins. The digital outputs are in the high impedance state when the  $\overline{\rm OE}$  pin is low or the PD pin is high

#### **Applications Information**

#### 1.0 THE ANALOG INPUT

The analog input of the ADC10321 is a switch (transmission gate) followed by a switched capacitor amplifier. The capacitance seen at the input changes with the clock level, appearing as about 3pF when the clock is low, and about 5pF when the clock is high. This small change in capacitance can be reasonably assumed to be a fixed capacitance. Care should be taken to avoid driving the input beyond the supply rails, even momentarily, as during power-up.

The LMH6702 has been found to be a good device to drive the ADC10321 because of its low voltage capability, wide bandwidth, low distortion and minimal Differential Gain and Differential Phase. The LMH6702 performs best with a feedback resistor of about 100 ohms.

Care should be taken to keep digital noise out of the analog input circuitry to maintain highest noise performance.

#### 2.0 REFERENCE INPUTS

**Note:** Throughout this data sheet reference is made to  $V_{REF}^+$  and to  $V_{REF}^-$ . These refer to the internal voltage across the reference ladder and are, nominally,  $V_{REF}^+$  S and  $V_{REF}^-$  S, respectively.

Figure 4 shows a simple reference biasing scheme with minimal components. While this circuit might suffice for some applications, it does suffer from thermal drift because the external resistor at pin 2 will have a different temperature coefficient than the on-chip resistors. Also, the on-chip resistors, while well matched to each other, will have a large tolerance compared with any external resistors, causing the value of  $V_{\rm REF}$ - to be quite variable. No d.c. current should be allowed to flow through pin 1 or 32 or linearity errors will result near the zero scale and full scale ends of the signal excursion. The sense pins were designed to be used with high impedance opamp inputs for high accuracy biasing.

The circuit of *Figure 5* is an improvement over the circuit of *Figure 4* in that both ends of the reference ladder are defined with reference voltages. This reduces problems of high reference variability and thermal drift, but requires two reference sources.

In addition to the usual reference inputs, the ADC10321 has two sense outputs for precision control of the ladder voltages. These sense outputs ( $V_{\rm REF}+S$  and  $V_{\rm REF}-S$ ) compensate for errors due to IR drops between the source of the reference voltages and the ends of the reference ladder itself.

With the addition of two op-amps, the voltages at the top and bottom of the reference ladder can be forced to the exact value desired, as shown in *Figure 6*.




FIGURE 4. Simple, low component count reference biasing




FIGURE 5. Better low component count reference biasing

The  $V_{REF}+F$  and  $V_{REF}-F$  pins should each be bypassed to AGND with 10 $\mu$ F tantalum or electrolytic and 0.1 $\mu$ F ceramic capacitors. The circuit of *Figure 6* may be used if it is desired to obtain precise reference voltages. The LMC6082 in this circuit was chosen for its low offset voltage, low voltage rail-to-rail capability and low cost.

Since the current flowing through the sense lines (those lines associated with  $V_{\rm REF}+$  S and  $V_{\rm REF}-$  S) is essentially zero, there is negligible voltage drop across any resistance in series with these sense pins and the voltage at the inverting input of the op-amp accurately represents the voltage at the top (or bottom) of the ladder. The op-amp drives the force input, forcing the voltage at the ends of the ladder to equal the voltage at the op-amp's non-inverting input, plus any offset voltage. For this reason, op-amps with low  $V_{\rm OS}$ , such as the LMC6081 and LMC6082, should be used for this application.

Voltages at the reference sense pins ( $V_{REF}+S$  and  $V_{REF}-S$ ) should be within the range specified in the Operating Ratings table (2.3V to 4.0V for  $V_{REF}+$  and 1.3V to 3.0V for  $V_{REF}-$ ). Any device used to drive the reference pins should be able to source sufficient current into the  $V_{REF}+F$  pin and sink sufficient current from the  $V_{REF}-F$  pin when the ladder is at its minimum value of 850 Ohms.

The reference voltage at the top of the ladder ( $V_{REF}$ +) may take on values as low as 1.0V above the voltage at the bottom of the ladder ( $V_{REF}$ -) and as high as ( $V_A$  - 1.0V) Volts. The voltage at the bottom of the ladder ( $V_{REF}$ -) may take on values as low as 1.3 Volts and as high as 3.0V. However, to minimize noise effects and ensure accurate conversions, the total reference voltage range ( $V_{REF}$ + -  $V_{REF}$ -) should be a minimum of 2.0V and a maximum of 2.7V.




FIGURE 6. Setting precision reference voltages

#### 3.0 POWER SUPPLY CONSIDERATIONS

A/D converters draw sufficient transient current to corrupt their own power supplies if not adequately bypassed. A  $10\mu F$  to  $50\mu F$  tantalum or aluminum electrolytic capacitor should be placed within an inch (2.5 centimeters) of the A/D power pins, with a  $0.1\mu F$  ceramic chip capacitor placed as close as possible to each of the converter's power supply pins. Leadless chip capacitors are preferred because they have low lead inductance.

While a single voltage source should be used for the analog and digital supplies of the ADC10321, this supply should not be the supply that is used for other digital circuitry on the board

As is the case with all high speed converters, the ADC10321 should be assumed to have little high frequency power supply rejection. A clean analog power source should be used. No pin should ever have a voltage on it that is in excess of the supply voltages or below ground, not even on a transient basis. This can be a problem upon application of power to a

circuit. Be sure that the supplies to circuits driving the CLK, PD,  $\overline{\text{OE}}$ , analog input and reference pins do not come up any faster than does the voltage at the ADC10321 power pins.

#### 4.0 THE ADC10321 CLOCK

Although the ADC10321 is tested and its performance is guaranteed with a 20MHz clock, it typically will function with clock frequencies from 1MHz to 25MHz. Performance is best if the clock rise and fall times are 5ns or less.

If the **CLK** signal is interrupted, or its frequency is too low, the charge on internal capacitors can dissipate to the point where the accuracy of the output data will degrade. This is what limits the minimum sample rate.

The duty cycle of the clock signal can affect the performance of the A/D Converter. Because achieving a precise duty cycle is difficult, this device is designed to maintain performance over a range of duty cycles. While it is specified and performance is guaranteed with a 50% clock duty cycle, performance is typically maintained over a clock duty cycle range of 45% to 55%.

The clock line should be series terminated at the source end in the characteristic impedance of that line. Use a series resistor right after the source such that the source impedance plus that series resistor equals the characteristic impedance of the clock line. This resistor should be as close to the source as possible, but in no case should it be further away than

where  $t_r$  is the rise time of the clock signal and  $t_{PR}$  is the propagation rate down the board. For a Board of FR-4 material,  $t_{PR}$  is typically about 150 ps/inch.

To maintain a consistent impedance along the clock line, use stripline or microstrip techniques (see Application Note AN-1113) and avoid the use of through-holes in the line.

It might also be necessary to terminate the ADC end of the clock line with a series RC to ground such that the resistor value equals the characteristic impedance of the clock line and the capacitor value is

$$C \ge \frac{4 \times t_{PR} \times L}{Z_{O}}$$

where  $t_{PR}$  is again the propagation rate down the clock line, L is the length of the line in inches and  $Z_{O}$  is the characteristic impedance of the clock line.

#### 5.0 LAYOUT AND GROUNDING

Proper routing of all signals and proper ground techniques are essential to ensure accurate conversion. Separate analog and digital ground planes are required to meet data sheet limits. The analog ground plane should be low impedance and free of noise form other parts of the system.

Each bypass capacitor should be located as close to the appropriate converter pin as possible and connected to the pin and the appropriate ground plane with short traces. The analog input should be isolated from noisy signal traces to avoid coupling of spurious signals into the input. Any external component (e.g., a filter capacitor) connected between the converter's input and ground should be connected to a very clean point in the analog ground return.

Figure 7 gives an example of a suitable layout, including power supply routing, ground plane separation, and bypass capacitor placement. All analog circuitry (input amplifiers, filters, reference components, etc.) should be placed on or over the analog ground plane. All digital circuitry and I/O lines should be over the digital ground plane.

Digital and analog signal lines should never run parallel to each other in close proximity with each other. They should only cross each other when absolutely necessary, and then only at 90° angles. Violating this rule can result in digital noise getting into the input, which degrades accuracy and dynamic performance (THD, SNR, SINAD).




FIGURE 7. An acceptable layout pattern

#### **6.0 DYNAMIC PERFORMANCE**

The ADC10321 is ac tested and its dynamic performance is guaranteed. To meet the published specifications, the clock source driving the CLK input must be free of jitter. For best ac performance, isolating the ADC clock from any digital circuitry should be done with adequate buffers, as with a clock tree. See *Figure 8* 

Meeting dynamic specifications is also dependent upon keeping digital noise out of the input, as mentioned in Sections 1.0 and 5.0.




FIGURE 8. Isolating the ADC clock from digital circuitry

#### 7.0 COMMON APPLICATION PITFALLS

Driving the inputs (analog or digital) beyond the power supply rails. For proper operation, all inputs should not go more than 300mV beyond the supply pins. Exceeding these limits on even a transient basis can cause faulty or erratic

operation. It is not uncommon for high speed digital circuits (e.g., 74F and 74AC devices) to exhibit undershoot that goes more than a volt below ground. A resistor of 50 to  $100\Omega$  in series with the offending digital input will usually eliminate the problem.

Care should be taken not to overdrive the inputs of the ADC10321 (or any device) with a device that is powered from supplies outside the range of the ADC10321 supply. Such practice may lead to conversion inaccuracies and even to device damage.


Attempting to drive a high capacitance digital data bus. The more capacitance the output drivers has to charge for each conversion, the more instantaneous digital current is required from  $V_{\rm D}$  and DGND. These large charging current spikes can couple into the analog section, degrading dynamic performance. Adequate bypassing and maintaining separate analog and digital ground planes will reduce this problem on the board. Buffering the digital data outputs (with an 74F541, for example) may be necessary if the data bus to be driven is heavily loaded. Dynamic performance can also be improved by adding series resistors of  $47\Omega$  at each digital output

Driving the  $V_{REF}$ + F pin or the  $V_{REF}$ - F pin with devices that can not source or sink the current required by the ladder. As mentioned in section 2.0, be careful to see that any driving devices can source sufficient current into the  $V_{REF}$ + F pin and sink sufficient current from the  $V_{REF}$ - F pin. If these pins are not driven with devices than can handle the required current, they will not be held stable and the converter output will exhibit excessive noise.

**Using a clock source with excessive jitter.** This will cause the sampling interval to vary, causing excessive output noise and a reduction in SNR performance. Simple gates with RC timing is generally inadequate.

Using the same voltage source for  $V_D$  and other digital logic. As mentioned in Section 3.0,  $V_D$  should use the same power source used by  $V_A$ , but should be decoupled from  $V_A$ .

#### Physical Dimensions inches (millimeters) unless otherwise noted



VBE32A (Rev E)

32-Lead TQFP Package
Ordering Number ADC10321CIVT
NS Package Number VBE32A

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Americas Customer Support Center Email: new feedback@nsc.co

Email: new.feedback@nsc.com Tel: 1-800-272-9959

www.national.com

National Semiconductor Europe Customer Support Center

Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790 National Semiconductor Asia Pacific Customer Support Center Fax: 65-6250 4466 Email: ap.support@nsc.com Tel: 65-6254 4466 National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: nsj.crc@jksmtp.nsc.com Tel: 81-3-5639-7560